Difference between revisions of "000200d4 - 000201b0"
Jump to navigation
Jump to search
(Created page with "<font face='Courier New'> 000200d4: 3c038003 lui r3,0x8003 000200d8: 8c631b40 lw r3,0x1b40(r3) 000200dc: 34020001 ori r2,r0,0x0001 000200e0: a0620000 sb r2,0x0000(r3) 0...") |
m |
||
Line 4: | Line 4: | ||
000200d8: 8c631b40 lw r3,0x1b40(r3) | 000200d8: 8c631b40 lw r3,0x1b40(r3) | ||
000200dc: 34020001 ori r2,r0,0x0001 | 000200dc: 34020001 ori r2,r0,0x0001 | ||
− | 000200e0: a0620000 sb r2,0x0000(r3) | + | 000200e0: a0620000 sb r2,0x0000(r3) # index CDROM I/O port 1 |
000200e4: 3c028003 lui r2,0x8003 | 000200e4: 3c028003 lui r2,0x8003 | ||
− | 000200e8: 8c421b4c lw r2,0x1b4c(r2) | + | 000200e8: 8c421b4c lw r2,0x1b4c(r2) |
− | 000200ec: 00000000 nop | + | 000200ec: 00000000 nop |
− | 000200f0: 90420000 lbu r2,0x0000(r2) | + | 000200f0: 90420000 lbu r2,0x0000(r2) # read interrupt flag register |
000200f4: 00000000 nop | 000200f4: 00000000 nop | ||
000200f8: 30420007 andi r2,r2,0x0007 | 000200f8: 30420007 andi r2,r2,0x0007 | ||
− | 000200fc: 10400016 beq r2,r0,0x00020158 | + | 000200fc: 10400016 beq r2,r0,0x00020158 # branch if response was not received |
00020100: 34030007 ori r3,r0,0x0007 | 00020100: 34030007 ori r3,r0,0x0007 | ||
00020104: 34040001 ori r4,r0,0x0001 | 00020104: 34040001 ori r4,r0,0x0001 | ||
Line 17: | Line 17: | ||
0002010c: 8c421b40 lw r2,0x1b40(r2) | 0002010c: 8c421b40 lw r2,0x1b40(r2) | ||
00020110: 00000000 nop | 00020110: 00000000 nop | ||
− | 00020114: a0440000 sb r4,0x0000(r2) | + | 00020114: a0440000 sb r4,0x0000(r2) # index CDROM I/O port 1 (again) |
00020118: 3c028003 lui r2,0x8003 | 00020118: 3c028003 lui r2,0x8003 | ||
0002011c: 8c421b4c lw r2,0x1b4c(r2) | 0002011c: 8c421b4c lw r2,0x1b4c(r2) | ||
00020120: 00000000 nop | 00020120: 00000000 nop | ||
− | 00020124: a0430000 sb r3,0x0000(r2) | + | 00020124: a0430000 sb r3,0x0000(r2) # acknowledge that response was received |
00020128: 3c028003 lui r2,0x8003 | 00020128: 3c028003 lui r2,0x8003 | ||
− | 0002012c: 8c421b48 lw r2,0x1b48(r2) | + | 0002012c: 8c421b48 lw r2,0x1b48(r2) |
00020130: 00000000 nop | 00020130: 00000000 nop | ||
− | 00020134: a0430000 sb r3,0x0000(r2) | + | 00020134: a0430000 sb r3,0x0000(r2) # set interrupt enabling bits 0-2? |
00020138: 3c028003 lui r2,0x8003 | 00020138: 3c028003 lui r2,0x8003 | ||
0002013c: 8c421b4c lw r2,0x1b4c(r2) | 0002013c: 8c421b4c lw r2,0x1b4c(r2) | ||
Line 32: | Line 32: | ||
00020148: 00000000 nop | 00020148: 00000000 nop | ||
0002014c: 30420007 andi r2,r2,0x0007 | 0002014c: 30420007 andi r2,r2,0x0007 | ||
− | 00020150: 1440ffed bne r2,r0,0x00020108 | + | 00020150: 1440ffed bne r2,r0,0x00020108 # loop if interrupt response was received |
00020154: 00000000 nop | 00020154: 00000000 nop | ||
00020158: 3c018003 lui r1,0x8003 | 00020158: 3c018003 lui r1,0x8003 | ||
Line 46: | Line 46: | ||
00020180: 3c018003 lui r1,0x8003 | 00020180: 3c018003 lui r1,0x8003 | ||
00020184: a0221b58 sb r2,0x1b58(r1) | 00020184: a0221b58 sb r2,0x1b58(r1) | ||
− | 00020188: a0600000 sb r0,0x0000(r3) | + | 00020188: a0600000 sb r0,0x0000(r3) # index CDRom I/O port 0 |
0002018c: 3c028003 lui r2,0x8003 | 0002018c: 3c028003 lui r2,0x8003 | ||
00020190: 8c421b4c lw r2,0x1b4c(r2) | 00020190: 8c421b4c lw r2,0x1b4c(r2) | ||
00020194: 00000000 nop | 00020194: 00000000 nop | ||
− | 00020198: a0400000 sb r0,0x0000(r2) | + | 00020198: a0400000 sb r0,0x0000(r2) # clear request register |
0002019c: 3c038003 lui r3,0x8003 | 0002019c: 3c038003 lui r3,0x8003 | ||
000201a0: 8c631b50 lw r3,0x1b50(r3) | 000201a0: 8c631b50 lw r3,0x1b50(r3) | ||
000201a4: 34021325 ori r2,r0,0x1325 | 000201a4: 34021325 ori r2,r0,0x1325 | ||
− | 000201a8: ac620000 sw r2,0x0000(r3) | + | 000201a8: ac620000 sw r2,0x0000(r3) # store 0x1325 to COM Delay (5 recovery period cycles, 2 hold period cycles, 3 floating release cycles, 1 strobe active-going edge delay) |
000201ac: 03e00008 jr r31 | 000201ac: 03e00008 jr r31 | ||
000201b0: 00000000 nop | 000201b0: 00000000 nop | ||
</font> | </font> |
Latest revision as of 06:22, 28 August 2023
000200d4: 3c038003 lui r3,0x8003 000200d8: 8c631b40 lw r3,0x1b40(r3) 000200dc: 34020001 ori r2,r0,0x0001 000200e0: a0620000 sb r2,0x0000(r3) # index CDROM I/O port 1 000200e4: 3c028003 lui r2,0x8003 000200e8: 8c421b4c lw r2,0x1b4c(r2) 000200ec: 00000000 nop 000200f0: 90420000 lbu r2,0x0000(r2) # read interrupt flag register 000200f4: 00000000 nop 000200f8: 30420007 andi r2,r2,0x0007 000200fc: 10400016 beq r2,r0,0x00020158 # branch if response was not received 00020100: 34030007 ori r3,r0,0x0007 00020104: 34040001 ori r4,r0,0x0001 00020108: 3c028003 lui r2,0x8003 0002010c: 8c421b40 lw r2,0x1b40(r2) 00020110: 00000000 nop 00020114: a0440000 sb r4,0x0000(r2) # index CDROM I/O port 1 (again) 00020118: 3c028003 lui r2,0x8003 0002011c: 8c421b4c lw r2,0x1b4c(r2) 00020120: 00000000 nop 00020124: a0430000 sb r3,0x0000(r2) # acknowledge that response was received 00020128: 3c028003 lui r2,0x8003 0002012c: 8c421b48 lw r2,0x1b48(r2) 00020130: 00000000 nop 00020134: a0430000 sb r3,0x0000(r2) # set interrupt enabling bits 0-2? 00020138: 3c028003 lui r2,0x8003 0002013c: 8c421b4c lw r2,0x1b4c(r2) 00020140: 00000000 nop 00020144: 90420000 lbu r2,0x0000(r2) 00020148: 00000000 nop 0002014c: 30420007 andi r2,r2,0x0007 00020150: 1440ffed bne r2,r0,0x00020108 # loop if interrupt response was received 00020154: 00000000 nop 00020158: 3c018003 lui r1,0x8003 0002015c: a0201b5a sb r0,0x1b5a(r1) 00020160: 3c038003 lui r3,0x8003 00020164: 90631b5a lbu r3,0x1b5a(r3) 00020168: 3c028003 lui r2,0x8003 0002016c: 24421b59 addiu r2,r2,0x1b59 00020170: a0430000 sb r3,0x0000(r2) 00020174: 3c038003 lui r3,0x8003 00020178: 8c631b40 lw r3,0x1b40(r3) 0002017c: 34020002 ori r2,r0,0x0002 00020180: 3c018003 lui r1,0x8003 00020184: a0221b58 sb r2,0x1b58(r1) 00020188: a0600000 sb r0,0x0000(r3) # index CDRom I/O port 0 0002018c: 3c028003 lui r2,0x8003 00020190: 8c421b4c lw r2,0x1b4c(r2) 00020194: 00000000 nop 00020198: a0400000 sb r0,0x0000(r2) # clear request register 0002019c: 3c038003 lui r3,0x8003 000201a0: 8c631b50 lw r3,0x1b50(r3) 000201a4: 34021325 ori r2,r0,0x1325 000201a8: ac620000 sw r2,0x0000(r3) # store 0x1325 to COM Delay (5 recovery period cycles, 2 hold period cycles, 3 floating release cycles, 1 strobe active-going edge delay) 000201ac: 03e00008 jr r31 000201b0: 00000000 nop